Gate-defined quantum-dot devices realized in InGaAs/InP by incorporating a HfO 2 layer as gate dielectric
Gate-defined quantum dots in an InGaAs/InP heterostructure are realized by incorporating a highHfO 2 material as a gate dielectric using atomic layer deposition. The fabricated quantum-dot devices show Coulomb blockade effect at low temperature. The Coulomb blockade current peaks are found to shift in pairs with the magnetic field applied perpendicular to the quantum-dot plane, due to the filling of electrons into spin-degenerate orbital states. When the magnetic field is applied parallel to the quantum-dot plane, spin splittings of orbital states are observed and the extracted effective Semiconductor quantum dots ͑QDs͒ are a subject of extensive research of today. These systems not only are of great interest for studies of basic physics, such as quantum many body and spin physics, [1] [2] [3] but also have potential applications in nanoelectronics and photonics. 4 State of the art methods of fabricating semiconductor QDs include self-assembled growth, [5] [6] [7] scanning probe microscope oxidization, 8 wet 9 or dry 10 etching, lithographically patterning of top gates, [11] [12] [13] etc. In the employment of the lithographically patterning technology listed above, patterned metal gates are made on the surface of a semiconductor heterostructure. Application of negative voltages to the gates can deplete electrons beneath, creating an electron QD inside the heterostructure. High tunability, smooth confinement boundaries, and good device reproducibility make the patterning top-gate technology superior to several other methods in making QDs for studies of transport phenomena. So far, most top-gate defined QDs have been realized in GaAs/AlGaAs heterostructures. [11] [12] [13] [14] However, top-gate defined QDs in InP based heterostructures have not been reported to date, although the heterostructures are promising material systems for applications in microelectronics 15 and optoelectronics 16 and, in particular, the InGaAs/InP two-dimensional electron gas ͑2DEG͒ system has interesting electron transport properties, such as small electron effective mass, high electron mobility, large effective g-factor, and strong spin-orbit coupling strength. [17] [18] [19] A well-known problem is that the metal/InP Schottky barrier height is too low ͑typically Ͻ0.5 eV͒ 20, 21 to suppress the leakage current of the gate.
In this letter, we report the realization of gate-defined QDs in an InGaAs/InP heterostructure by employment of a high-material as a gate dielectric. Using atomic layer deposition ͑ALD͒, a thin HfO 2 layer is grown on the surface of the heterostructure prior to the deposition of a metal gate layer. The technology is first characterized with split-gate defined quantum point contact ͑QPC͒ devices and is then exploited to fabricate top-gate defined QDs in the heterostructure. The fabricated QD devices show Coulomb blockade effect at low temperature. It is observed that the conductance peaks shift in pairs with the magnetic field applied perpendicular to the 2DEG plane. When the magnetic field is applied parallel to the 2DEG plane, spin splittings of QD orbital states are observed and the effective g-factors are then extracted.
The wafer used in this work is a modulation-doped semiconductor heterostructure grown by metal-organic vapor phase epitaxy. On a semi-insulating InP:Fe substrate, a 50 nm thick undoped buffer layer, a 9 nm thick In 0.75 Ga 0. 25 As quantum well, a 20 nm thick undoped InP layer, a 1 nm thick Si ␦-doped InP layer, and finally a 20 nm thick InP cap layer are grown epitaxially. At 300 mK, the sheet electron concentration, mobility, and mean free path in the InGaAs quantum well are 4.2ϫ 10 15 m −2 , 6.77 m 2 / V s, and 725 nm, respectively, determined by Hall measurements in dark. Standard mesas with annealed Au/Ge Ohmic contacts are fabricated by two steps of electron-beam lithography. To obtain a clean and insulating heterostructure surface prior to growth of HfO 2 , the sample is etched in diluted HF acid ͑HF: H 2 O =1:4͒ for 20 min followed by sulfur passivation in solution of ͓͑NH 4 ͒ 2 S x :H 2 O=1:9͔ at 60°C for 20 min. A nominal 24 nm thick ͑300 cycles͒ HfO 2 film is grown on the pretreated surface from hafnium tetrakis͑dimethylamide͒ Hf͓N͑CH 3 ͒ 2 ͔ 4 and water 22 in a Savannah 100 ALD system at 300°C. Although the Ohmic contact pads are covered by the HfO 2 , the forces generated by a standard thermosonic wire bonder allow metal to penetrate through the thin HfO 2 film and connect the Ohmic contact pads of the device to the outside electrodes. Therefore, no patterning ͑etching or lift-off͒ process of the HfO 2 layer is needed. Finally, the top gates are fabricated by a third step of electron beam lithography and thermal evaporation of a 50 nm thick Ti/Au metal layer. It is worth noting that the InP native oxide can result in electrical instabilities at the insulator/InP interface 23 and, thus, proper pretreatment of the InP surface 24 prior to an ALD process is essential.
The technology is evaluated using split-gate devices fabricated with the above procedure of processes. The inset in Fig. 1 much larger than the value of 3.9 for SiO 2 . Figure 1 shows the linear-response conductance G of the QPC measured at 4.2 K as a function of the gate voltage V g using standard lock-in technique. In Fig. 1 , the conductance quantization with several well defined steps is observed, revealing a signature of quantum and ballistic transport effect in the fabricated split-gate device. The results show excellent dielectric properties of as-grown HfO 2 films, through which smooth potentials are achieved by gating, confirming the feasibility of the device fabrication technology.
An InGaAs/InP QD device fabricated with the above developed technology is shown in the inset in Fig. 2͑a͒ . The QD is defined by four surrounding gates, i.e., left, plunger, right, and cross-bar gate. Static voltages applied to the four gates are denoted by V l , V p , V r , and V cr , respectively. The lithographically defined structure of the QD is square shaped and has a nominal size of 250 nm. A dc voltage V sd is applied between the source and drain of the device in a symmetric configuration, with V d = +V sd / 2 and V s =−V sd / 2. Transport properties of the QD are measured at 300 mK in a 3 He based cryostat. Figure 2͑a͒ shows the measured current I sd through the QD as a function of the plunger gate voltage V p at V sd =50 V. The QD is defined by applying voltages V l = −1.66, V r = −1.59, and V cr = −1.58 V to the left, right, and cross-bar gate, respectively. Sharp Coulomb blockade current peaks are observed. The spacing between peaks is almost constant, indicating the system is in the manyelectron transport regime. The irregularity in peak amplitude is due to the variations in quantum level spacing and QD-2DEG reservoir couplings. 26 Similar Coulomb blockade current oscillations can be observed by sweeping V l , V r , or V cr instead with other gate voltages fixed at constant values. In the linear-response regime, the capacitance of a gate to the QD, C g , can be calculated via C g = e / ⌬V g , where e is the electron charge and ⌬V g is the gate voltage difference between two neighboring Coulomb peaks. In this way, the capacitances of the four gates to the QD are determined to be C p = 15.86, C l = 16.35, C r = 12.14, and C cr = 21.36 aF. Figure 3͑a͒ shows a charge stability diagram of the QD, where the differential conductance is plotted as a function of the source-drain bias V sd and the plunger gate voltage V p , with gate voltages V l , V r , and V cr being fixed at constant values of Ϫ1.62, Ϫ1.62, and Ϫ1.59 V. In the diamondshaped areas ͑Coulomb blockade regions͒ in Fig. 3͑a͒ , the electron transport is blocked and the number of electrons in the dot is fixed at integer numbers. The single electron charging energy of the dot is about 1.1 meV ͑half of the width of a diamond͒, which leads to a total capacitance of the QD of C ⌺ = 145 aF. If we assume the QD structure to be a disk, the capacitance can be expressed as C ⌺ =4 0 d, where and 0 are dielectric constants of InGaAs and vacuum and d is the size of the QD. The electric size d of the QD can be estimated to be about 280 nm, comparable to the structure size defined lithographically. Figure 3͑b͒ shows the evolution of the conductance peaks with the applied magnetic field. Here, the field B Ќ is applied perpendicularly to the 2DEG plane. The evolution of the conductance peaks is seen to show pronounced "wiggles." The effect is attributed to magnetic field induced crossings between QD orbital levels. 1 We have further found that the peaks generally shift in pairs with the magnetic field B Ќ . We attribute this phenomenon to the filling of electrons into two spin states of orbital levels in Figure 4 shows the measurements of the same device as in Fig. 3 , but with the magnetic field B ʈ being applied parallel to the 2DEG plane, after another cooling down. Figure  4͑a͒ shows the charge stability diagram of the QD formed in a voltage configuration of V sd =50 V, V l = −1.66, V r = −1.59, and V cr = −1.58 V. It is seen from Fig. 4͑a͒ that the plunger gate capacitance and the charging energy are almost the same as those in Fig. 3͑a͒ . Figure 4͑b͒ shows the evolution of the conductance peaks of the QD with B ʈ . Since the field is parallel to the 2DEG plane, the influence of magnetic-field induced level interactions is expected to be small. Thus, the observed phenomenon in Fig. 4͑b͒ arises mainly from the material properties of the heterostructure. In the measurements, the energy difference between two adjacent conductance peaks can be obtained from ⌬͑B͒ = ␣ p e⌬V p , where ␣ p = C p / C ⌺ is the plunger gate lever arm and ⌬V p is the corresponding difference in the voltage applied to the plunger gate. In the constant interaction model, we have ⌬͑B͒ = e 2 / C ⌺ + ⌬⑀͑B͒, where ⌬⑀͑B͒ is the energy difference between quantum states involved in tunneling at the zero source-drain bias. For odd spin filling one expects ⌬⑀͑B͒ = ͉g n ‫ء‬ B B͉, while for even spin filling ⌬⑀͑0͒ Ͼ 0 and
Here B is the Bohr magneton, n and n + 1 are the indices of the levels being filled on the Coulomb peaks below and above the corresponding diamond, and g n ‫ء‬ is the effective g-factor of quantum level n. The g-factor can be different for different quantum levels. 28, 29 By fitting of the data in Fig. 4͑b͒ , we obtain g-factors for three quantum states, ͉g m+1 ‫ء‬ ͉ = 0.90, ͉g m+2 ‫ء‬ ͉ = 1.83, and ͉g m+3 ‫ء‬ ͉ = 2.08. Values of ͉g ‫ء‬ ͉Ϸ4 have been extracted for InGaAs/InP quantum wells in an applied perpendicular magnetic field configuration. 30 Our extracted g-factors are smaller than these out-of-plane g-factors but are fully comparable to the values determined in an optically detected magnetic resonance experiment 31 in which values of ͉g ‫ء‬ ͉ Ϸ 2 have been extracted for an InGaAs/InP quantum well with a magnetic field applied parallel to the quantum-well plane.
In summary, we have developed a technology of fabricating gate-defined QD devices in InGaAs/InP by incorporating a HfO 2 thin film. Coulomb blockade effect has been observed in the fabricated devices at low temperature. It has also been observed that when a magnetic field is applied perpendicular to the QD plane, the conductance peaks shift in pairs with the magnetic field. However, when the magnetic field is applied parallel to the 2DEG plane, spin splittings of QD orbital states have been observed and the extracted effective g-factors are found to vary with the QD orbital state. This work was supported by the Swedish Research Council ͑VR͒, the Swedish Foundation for Strategic Research ͑SSF͒ through the Nanometer Structure Consortium at Lund University, and EU program SUBTLE. FIG. 4 . ͑Color online͒ ͑a͒ Charge stability diagram and ͑b͒ magnetic-field evolution of the Coulomb blockade peaks of a gate-defined QD device ͑see text for details͒. In ͑a͒ the differential conductance is plotted as a function of V sd and V p and in ͑b͒ the linear-response conductance is plotted as a function of V p and the parallel magnetic field B ʈ .
